1
/*
2
 * Copyright (c) 2018 naehrwert
3
 * Copyright (c) 2018-2024 CTCaer
4
 *
5
 * This program is free software; you can redistribute it and/or modify it
6
 * under the terms and conditions of the GNU General Public License,
7
 * version 2, as published by the Free Software Foundation.
8
 *
9
 * This program is distributed in the hope it will be useful, but WITHOUT
10
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
12
 * more details.
13
 *
14
 * You should have received a copy of the GNU General Public License
15
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
16
 */
17

18
#include <memory_map.h>
19
#include <mem/mc.h>
20
#include <soc/timer.h>
21
#include <soc/t210.h>
22
#include <soc/clock.h>
23

24
void mc_config_tzdram_carveout(u32 bom, u32 size1mb, bool lock)
25
{
26
	MC(MC_SEC_CARVEOUT_BOM) = bom;
27
	MC(MC_SEC_CARVEOUT_SIZE_MB) = size1mb;
28
	if (lock)
29
		MC(MC_SEC_CARVEOUT_REG_CTRL) = 1;
30
}
31

32
void mc_config_carveout()
33
{
34
	// Enable ACR GSR3.
35
	*(vu32 *)0x8005FFFC = 0xC0EDBBCC;
36
	MC(MC_VIDEO_PROTECT_GPU_OVERRIDE_0) = 1;
37
	MC(MC_VIDEO_PROTECT_GPU_OVERRIDE_1) = 0;
38
	MC(MC_VIDEO_PROTECT_BOM) = 0;
39
	MC(MC_VIDEO_PROTECT_REG_CTRL) = VPR_CTRL_LOCKED;
40

41
	// Configure TZDRAM carveout @ 0x90000000, 1MB.
42
	//mc_config_tzdram_carveout(0x90000000, 1, false);
43
	mc_config_tzdram_carveout(0, 0, true);
44

45
	MC(MC_MTS_CARVEOUT_BOM) = 0;
46
	MC(MC_MTS_CARVEOUT_REG_CTRL) = 1;
47

48
	MC(MC_SECURITY_CARVEOUT1_SIZE_128KB) = 0;
49
	MC(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS2) = 0;
50
	MC(MC_SECURITY_CARVEOUT1_CLIENT_ACCESS3) = 0;
51
	MC(MC_SECURITY_CARVEOUT1_CFG0) = SEC_CARVEOUT_CFG_LOCKED            |
52
									 SEC_CARVEOUT_CFG_UNTRANSLATED_ONLY |
53
									 SEC_CARVEOUT_CFG_APERTURE_ID(0)    |
54
									 SEC_CARVEOUT_CFG_FORCE_APERTURE_ID_MATCH;
55

56
	MC(MC_SECURITY_CARVEOUT2_BOM) = 0x80020000;
57
	MC(MC_SECURITY_CARVEOUT2_CLIENT_ACCESS2) = SEC_CARVEOUT_CA2_R_GPU  | SEC_CARVEOUT_CA2_W_GPU | SEC_CARVEOUT_CA2_R_TSEC;
58

59
	MC(MC_SECURITY_CARVEOUT4_SIZE_128KB) = 0;
60
	MC(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS2) = 0;
61
	MC(MC_SECURITY_CARVEOUT4_CLIENT_ACCESS4) = 0;
62
	MC(MC_SECURITY_CARVEOUT4_CFG0) = SEC_CARVEOUT_CFG_TZ_SECURE         |
63
									 SEC_CARVEOUT_CFG_LOCKED            |
64
									 SEC_CARVEOUT_CFG_UNTRANSLATED_ONLY |
65
									 SEC_CARVEOUT_CFG_RD_NS             |
66
									 SEC_CARVEOUT_CFG_WR_NS;
67

68
	MC(MC_SECURITY_CARVEOUT5_SIZE_128KB) = 0;
69
	MC(MC_SECURITY_CARVEOUT5_CLIENT_ACCESS2) = 0;
70
	MC(MC_SECURITY_CARVEOUT5_CFG0) = SEC_CARVEOUT_CFG_TZ_SECURE         |
71
									 SEC_CARVEOUT_CFG_LOCKED            |
72
									 SEC_CARVEOUT_CFG_UNTRANSLATED_ONLY |
73
									 SEC_CARVEOUT_CFG_RD_NS             |
74
									 SEC_CARVEOUT_CFG_WR_NS;
75
}
76

77
void mc_enable_ahb_redirect()
78
{
79
	// Enable ARC_CLK_OVR_ON.
80
	CLOCK(CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD) |= BIT(19);
81
	//MC(MC_IRAM_REG_CTRL) &= ~BIT(0);
82
	MC(MC_IRAM_BOM) = IRAM_BASE;
83
	MC(MC_IRAM_TOM) = DRAM_START; // Default is only IRAM: 0x4003F000.
84
}
85

86
void mc_disable_ahb_redirect()
87
{
88
	MC(MC_IRAM_BOM) = 0xFFFFF000;
89
	MC(MC_IRAM_TOM) = 0;
90
	// Disable IRAM_CFG_WRITE_ACCESS (sticky).
91
	//MC(MC_IRAM_REG_CTRL) |= BIT(0);
92
	// Disable ARC_CLK_OVR_ON.
93
	CLOCK(CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD) &= ~BIT(19);
94
}
95

96
bool mc_client_has_access(void *address)
97
{
98
	// Check if address is in DRAM or if arbitration for IRAM is enabled.
99
	if ((u32)address >= DRAM_START)
100
		return true; // Access by default.
101
	else if ((u32)address >= IRAM_BASE && MC(MC_IRAM_BOM) == IRAM_BASE)
102
		return true; // Access by AHB arbitration.
103

104
	// No access to address space.
105
	return false;
106
}
107

108
void mc_enable()
109
{
110
	// Reset EMC source to PLLP.
111
	CLOCK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC) = (CLOCK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC) & 0x1FFFFFFF) | (2 << 29u);
112
	// Enable and clear reset for memory clocks.
113
	CLOCK(CLK_RST_CONTROLLER_CLK_ENB_H_SET) = BIT(CLK_H_EMC) | BIT(CLK_H_MEM);
114
	CLOCK(CLK_RST_CONTROLLER_CLK_ENB_X_SET) = BIT(CLK_X_EMC_DLL);
115
	CLOCK(CLK_RST_CONTROLLER_RST_DEV_H_CLR) = BIT(CLK_H_EMC) | BIT(CLK_H_MEM);
116
	usleep(5);
117

118
#ifdef BDK_MC_ENABLE_AHB_REDIRECT
119
	mc_enable_ahb_redirect();
120
#else
121
	mc_disable_ahb_redirect();
122
#endif
123
}
124

125