Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
CTCaer
GitHub Repository: CTCaer/hekate
Path: blob/master/bdk/storage/sd_def.h
1476 views
1
/*
2
* Copyright (c) 2005-2007 Pierre Ossman, All Rights Reserved.
3
* Copyright (c) 2018-2025 CTCaer
4
*
5
* This program is free software; you can redistribute it and/or modify
6
* it under the terms of the GNU General Public License as published by
7
* the Free Software Foundation; either version 2 of the License, or (at
8
* your option) any later version.
9
*/
10
11
#ifndef SD_DEF_H
12
#define SD_DEF_H
13
14
/* SD commands type argument response */
15
/* class 0 */
16
/* This is basically the same command as for MMC with some quirks. */
17
#define SD_SEND_RELATIVE_ADDR 3 /* bcr R6 */
18
#define SD_SEND_IF_COND 8 /* bcr [11:0] See below R7 */
19
#define SD_SWITCH_VOLTAGE 11 /* ac R1 */
20
/* Class 2 */
21
#define SD_ADDR_EXT 22 /* ac [5:0] R1 */
22
/* class 10 */
23
#define SD_SWITCH 6 /* adtc [31:0] See below R1 */
24
/* class 5 */
25
#define SD_ERASE_WR_BLK_START 32 /* ac [31:0] data addr R1 */
26
#define SD_ERASE_WR_BLK_END 33 /* ac [31:0] data addr R1 */
27
/* class 11 */
28
#define SD_READ_EXTR_SINGLE 48 /* adtc [31:0] R1 */
29
#define SD_WRITE_EXTR_SINGLE 49 /* adtc [31:0] R1 */
30
31
/* Application commands */
32
#define SD_APP_SET_BUS_WIDTH 6 /* ac [1:0] bus width R1 */
33
#define SD_APP_SD_STATUS 13 /* adtc R1 */
34
#define SD_APP_SEND_NUM_WR_BLKS 22 /* adtc R1 */
35
#define SD_APP_OP_COND 41 /* bcr [31:0] OCR R3 */
36
#define SD_APP_SET_CLR_CARD_DETECT 42 /* adtc R1 */
37
#define SD_APP_SEND_SCR 51 /* adtc R1 */
38
39
/* Application secure commands */
40
#define SD_APP_SECURE_READ_MULTI_BLOCK 18 /* adtc R1 */
41
#define SD_APP_SECURE_WRITE_MULTI_BLOCK 25 /* adtc R1 */
42
#define SD_APP_SECURE_WRITE_MKB 26 /* adtc R1 */
43
#define SD_APP_SECURE_ERASE 38 /* adtc R1b */
44
#define SD_APP_GET_MKB 43 /* adtc [31:0] See below R1 */
45
#define SD_APP_GET_MID 44 /* adtc R1 */
46
#define SD_APP_SET_CER_RN1 45 /* adtc R1 */
47
#define SD_APP_GET_CER_RN2 46 /* adtc R1 */
48
#define SD_APP_SET_CER_RES2 47 /* adtc R1 */
49
#define SD_APP_GET_CER_RES1 48 /* adtc R1 */
50
#define SD_APP_CHANGE_SECURE_AREA 49 /* adtc R1b */
51
52
/* OCR bit definitions */
53
#define SD_OCR_VDD_18 (1U << 7) /* VDD voltage 1.8 */
54
#define SD_VHS_27_36 (1U << 8) /* VDD voltage 2.7 ~ 3.6 */
55
#define SD_OCR_VDD_32_33 (1U << 20) /* VDD voltage 3.2 ~ 3.3 */
56
#define SD_OCR_S18R (1U << 24) /* 1.8V switching request */
57
#define SD_ROCR_S18A SD_OCR_S18R /* 1.8V switching accepted by card */
58
#define SD_OCR_XPC (1U << 28) /* SDXC power control */
59
#define SD_OCR_CCS (1U << 30) /* Card Capacity Status */
60
#define SD_OCR_BUSY (1U << 31) /* Card Power up Status */
61
62
/*
63
* SD_SWITCH argument format:
64
*
65
* [31] Check (0) or switch (1)
66
* [30:24] Reserved (0)
67
* [23:20] Function group 6
68
* [19:16] Function group 5
69
* [15:12] Function group 4
70
* [11:8] Function group 3
71
* [7:4] Function group 2
72
* [3:0] Function group 1
73
*/
74
75
/*
76
* SD_SEND_IF_COND argument format:
77
*
78
* [31:12] Reserved (0)
79
* [11:8] Host Voltage Supply Flags
80
* [7:0] Check Pattern (0xAA)
81
*/
82
83
/*
84
* SD_APP_GET_MKB argument format:
85
*
86
* [31:24] Number of blocks to read (512 block size)
87
* [23:16] MKB ID
88
* [15:0] Block offset
89
*/
90
91
/*
92
* SCR field definitions
93
*/
94
#define SCR_SPEC_VER_0 0 /* Implements system specification 1.0 - 1.01 */
95
#define SCR_SPEC_VER_1 1 /* Implements system specification 1.10 */
96
#define SCR_SPEC_VER_2 2 /* Implements system specification 2.00-3.0X */
97
#define SD_SCR_BUS_WIDTH_1 (1U << 0)
98
#define SD_SCR_BUS_WIDTH_4 (1U << 2)
99
100
/*
101
* SD bus widths
102
*/
103
#define SD_BUS_WIDTH_1 0
104
#define SD_BUS_WIDTH_4 2
105
106
/*
107
* SD bus speeds
108
*/
109
#define UHS_SDR12_BUS_SPEED 0
110
#define HIGH_SPEED_BUS_SPEED 1
111
#define UHS_SDR25_BUS_SPEED 1
112
#define UHS_SDR50_BUS_SPEED 2
113
#define UHS_SDR104_BUS_SPEED 3
114
#define UHS_DDR50_BUS_SPEED 4
115
#define HS400_BUS_SPEED 5
116
117
#define SD_MODE_HIGH_SPEED (1U << HIGH_SPEED_BUS_SPEED)
118
#define SD_MODE_UHS_SDR12 (1U << UHS_SDR12_BUS_SPEED)
119
#define SD_MODE_UHS_SDR25 (1U << UHS_SDR25_BUS_SPEED)
120
#define SD_MODE_UHS_SDR50 (1U << UHS_SDR50_BUS_SPEED)
121
#define SD_MODE_UHS_SDR104 (1U << UHS_SDR104_BUS_SPEED)
122
#define SD_MODE_UHS_DDR50 (1U << UHS_DDR50_BUS_SPEED)
123
124
125
#define SD_SET_DRIVER_TYPE_B 0
126
#define SD_SET_DRIVER_TYPE_A 1
127
#define SD_SET_DRIVER_TYPE_C 2
128
#define SD_SET_DRIVER_TYPE_D 3
129
130
#define SD_DRIVER_TYPE_B (1U << SD_SET_DRIVER_TYPE_B)
131
#define SD_DRIVER_TYPE_A (1U << SD_SET_DRIVER_TYPE_A)
132
#define SD_DRIVER_TYPE_C (1U << SD_SET_DRIVER_TYPE_C)
133
#define SD_DRIVER_TYPE_D (1U << SD_SET_DRIVER_TYPE_D)
134
135
#define SD_SET_POWER_LIMIT_0_72 0
136
#define SD_SET_POWER_LIMIT_1_44 1
137
#define SD_SET_POWER_LIMIT_2_16 2
138
#define SD_SET_POWER_LIMIT_2_88 3
139
140
#define SD_MAX_POWER_0_72 (1U << SD_SET_POWER_LIMIT_0_72)
141
#define SD_MAX_POWER_1_44 (1U << SD_SET_POWER_LIMIT_1_44)
142
#define SD_MAX_POWER_2_16 (1U << SD_SET_POWER_LIMIT_2_16)
143
#define SD_MAX_POWER_2_88 (1U << SD_SET_POWER_LIMIT_2_88)
144
145
#define SD_SET_CMD_SYSTEM_DEF 0
146
#define SD_SET_CMD_SYSTEM_MEC 1
147
#define SD_SET_CMD_SYSTEM_OTP 3
148
#define SD_SET_CMD_SYSTEM_OSD 3
149
#define SD_SET_CMD_SYSTEM_VND 14
150
#define UHS_DDR200_BUS_SPEED SD_SET_CMD_SYSTEM_VND
151
152
#define SD_CMD_SYSTEM_DEF (1U << SD_SET_CMD_SYSTEM_DEF)
153
#define SD_CMD_SYSTEM_MEC (1U << SD_SET_CMD_SYSTEM_MEC)
154
#define SD_CMD_SYSTEM_OTP (1U << SD_SET_CMD_SYSTEM_OTP)
155
#define SD_CMD_SYSTEM_OSD (1U << SD_SET_CMD_SYSTEM_OSD)
156
#define SD_CMD_SYSTEM_VND (1U << SD_SET_CMD_SYSTEM_VND)
157
#define SD_MODE_UHS_DDR200 SD_CMD_SYSTEM_VND
158
159
/*
160
* SD_SWITCH mode
161
*/
162
#define SD_SWITCH_CHECK 0
163
#define SD_SWITCH_SET 1
164
165
/*
166
* SD_SWITCH function groups
167
*/
168
#define SD_SWITCH_GRP_ACCESS 0
169
#define SD_SWITCH_GRP_CMDSYS 1
170
#define SD_SWITCH_GRP_DRVSTR 2
171
#define SD_SWITCH_GRP_PWRLIM 3
172
173
/*
174
* SD_SWITCH access modes
175
*/
176
#define SD_SWITCH_ACCESS_DEF 0
177
#define SD_SWITCH_ACCESS_HS 1
178
179
#endif /* SD_DEF_H */
180
181